We introduce a novel volistor logic gate which uses voltage as input and resistance as output. Volistors rely on the diode-like behavior of rectifying memristors. We show how to realize the first logic level, counted from the input, of any Boolean function with volistor gates in a memristive crossbar network. Unlike stateful logic, there is no need to store the inputs as resistances, and computation is performed directly. The fan-in and fan-out of volistor gates are large and different from traditional memristor circuits. Compared to solely memristive stateful logic, a combination of volistors and stateful inhibition gates can significantly reduce the number of operations required to calculate arbitrary multi-output Boolean functions. The power consumption of volistor logic is computed and compared with the power consumption of stateful logic using the simulation results obtained by LTSpice-when implemented in a 1×8 or an 8×1 crosspoint array, volistors consume significantly less power. Index Terms-Crosspoint array, logic computation, memristive crossbar, rectifying memristor, stateful inhibition, volistor logic.
INTRODUCTION
Stateful logic computation with memristors is an area of active research. Borghetti et al. [1] proposed realizing stateful logic via material implication (IMP). In classical stateful memristive circuits, logic signals utilize resistances on inputs and outputs, meaning the previous resistance state of the memristor affects the operations. In contrast, volistors do not use the previous resistance state in calculations. Other stateful logic gates have been proposed as well, e.g. inhibition (INH) [2] or AND [3] . INH gate implements Boolean function ̅ where and are positive and negative inputs, respectively. In stateful logic, the logic values are encoded by the resistance states of memristors. Stateful logic is usually performed in a generic structure called a crossbar array. Leakage pathways due to the half-select of memristors in a crossbar row or column can be suppressed by using rectifying memristors [4] . One key disadvantage of stateful logic is that a long sequence of operations is required to implement an arbitrary Boolean function.
Memristor ratioed logic (MRL) [5] is another approach to logic computation and is based on the resistive ratio of nonrectifying memristors. In MRL, logic values are voltage-based pulses and circuit structures are dependent entirely on the Boolean function being implemented. The stable output voltage depends only on input voltages regardless of the resistance of the memristors; however, the resistances affect the propagation delay of the gate. MRL gates consume both dynamic and static power. Further, as it lacks the inversion function, MRL is not logically complete without CMOS inverters.
In this paper we introduce a new concept in memristor logic. We call it the volistor gate (voltage-resistor gate) which has voltage-based inputs and resistance based-outputs. Therefore, volistor gates can only be used in the first level of logic implementation. This level can be composed of various types of gates and be complex. Logic synthesis methods with volistors are therefore different from classical logic synthesis. Volistors are implemented in generic crossbar arrays of rectifying memristors [6] . Unlike stateful logic, voltage pulses are the actual inputs to the volistor gates. It is always assumed that complemented input variables are available as voltage signals at no additional cost.
Sometimes it is required that the logic input signals are available in both positive and negative forms, e.g. and ̅ . In addition, there is no propagation penalty as it exists in MRL. In a 1×8 crosspoint array, the propagation delay in volistors is shorter than in stateful INH. In a 1×8 crosspoint array, multi-input multi-output volistor gates consume less power than the corresponding stateful logic. The outputs of volistors are stored as the resistances of the target memristors. To provide the correct functionality, target memristors need to be initially closed, i.e. target memristors must be set to the low resistance state. With different coding schemes, either a volistor OR and NAND logic set or a volistor NOR and AND logic set can be realized in the same crossbar array. For instance, if the closed state of a memristor encodes logic '0' and the open state of a memristor encodes logic '1', the set of OR and NAND operations is implemented. The reverse encoding scheme implements the NOR and AND logic set. With volistor logic, crossbar drivers need to supply only three voltage levels: V + , V − , or 0V. In addition, the control circuitry must be capable of setting arbitrary nanowires in the crossbar to either high impedance (HZ) or grounding these nanowires through load resistors RG. Obviously, the volistor network layer cannot implement every Boolean function such as Sum of Products.
However, a combination of a volistor NOR and AND with stateful INH, or their dual logic of volistor OR and NAND with stateful IMP, can both be used to realize arbitrary multi-output Boolean functions. As will be presented, this hybrid realization is faster than an equivalent circuit realized with only stateful gates. The speed comparison of hybrid and stateful logic circuits will be presented in Section 4.
In Section 2, the hysteresis behavior of rectifying memristors is reviewed. In Section 3, volistor gates are described.
In Section 4, the synthesis of arbitrary Boolean functions is discussed. In Section 5, the power consumption of volistor gates is computed and compared with stateful logic. In section 6, volistors in memory application are discussed. Section 7 is a summary of the work.
RECTIFYING MEMRISTORS
We used a rectifying memristor [4] , [6] as a linear bistable device [7] . The behavior of a rectifying memristor is defined in (1), following [7] . Equation (1) describes a simplified model of diode-like memristor demonstrated practically in [4] . denotes resistance of memristor ; is the state variable of normalized to a real number in the range 0 through 1, [0, 1], and therefore ≤ ≤ ; is the voltage applied across .
denotes high resistance state of memristor ; is low resistance state of memristor . It is assumed that = 500MΩ and = 500KΩ which are consistent with empirical results reported in [4] . The dynamic behavior of the state variable is such that changes in time as described in the linear differential Equation (2) . In Equation (2), is a positive threshold voltage; is a negative threshold voltage. For simplicity, it is assumed that the switching threshold voltages and are symmetric where = − = 1V ; is a positive constant associated with the switching rate of the memristor. Here, α is assumed to be 125 × 10 7 (V. s) −1 , following [7] . Fig. 1a shows the − characteristic of rectifying memristor described in (1) and (2) . In this work, the positive programming voltage is defined = 1.2 and denoted by VSET; the application of VSET will close switch when it is open. Also, the negative programming voltage is defined = −1.2 and denoted by VCLEAR; the application of VCLEAR will open switch when it is closed. Substituting all related values in Equation ( 2) results in:
The straightforward analytical solution of this differential equation is
Since is normalized to interval [0, 1], for the given values of and , the assumption of ( + 1) = 1 results in the switching delay of + = 4 . The desired solution for (2) is
Note that ( ) and ( + 1) denote the current state and the next state of memristor , respectively; for −1 ≤ ≤ 1, the resistance state of memristor remains unchanged, i.e. ( + 1) = ( ). Obviously, a larger VSET results in a smaller switching delay + , as suggested by Equation (2) . Note that ( ) and ( + 1) denote the current state and the next state of memristor , respectively; for −1 ≤ ≤ 1, the resistance state of memristor remains unchanged, i.e. ( + 1) = ( ). Obviously, a larger VSET results in a smaller switching delay + , as suggested by Equation (2) [4, 6] , i.e. the resistance ratio is from three to six orders of magnitude (10 3 − 10 6 ).
The current ratio in the model that we used [7] is 10 −3 which is much larger that the empirical results reported in [6] , i.e. I − < 10 −13 A and I − I + < 10 −6 . Thus, a more precise memristor model would show even less power consumption in volistors. The switching rate of memristor is in accordance with empirical results reported in [8] [9] .
As will be elaborately discussed in Section 3, due to the circuit architecture, the large resistance ratio, and the small current ratio, memristors are only operated in range ≤ 0. Thus the simplified model for rectifying memristors can 6 be sufficient to compute both delay and power consumed in volistors.
VOLISTOR LOGIC
In this section volistor logic is introduced. The key idea behind volistor logic is that inputs are voltages and outputs are resistances. This is a significant change from the way the voltage drivers are used in stateful logic; however, the target memristor is still used as a memory element where the output is stored. The basic volistor logic gates are: inverter, k-input NOR and k-input AND, and their duals: k-input OR and k-input NAND. In the following subsections we define the basic architecture required for logic computations and describe the basic logic gates.
Crosspoint architecture
The basic circuit structures for volistor logic computations are the 1×2 crosspoint array and 2×1 crosspoint array depicted in Fig. 2 . The crosspoint array is a horizontal or a vertical vector of memristors, i.e. a one-dimensional array. Fig. 2a shows a generic structure for logic operations. The circuit is comprised of two rectifying memristors, labeled S and T, electrically connected through the common horizontal nanowire HL. Just as in stateful IMP, S denotes the source memristor and T the target memristor. The vertical nanowire VL1 connected to source memristor S conveys input signal V . Let V + = 0.6V and V − = −0.6V.The logical coding scheme for V is defined as follows: V + encodes logic '1', denoted = 1; 0 Volts encodes logic '0', denoted = 0. The vertical nanowire VL2 connected to target memristor T carries a bias voltage, V = V − . Memristor T acts as a switch whose resistivity state represents the output of the crosspoint array. When T is open, its high-resistivity state encodes logic '0', i.e. = 0. When T is closed, its low-resistivity state encodes logic '1', = 1. This interpretation of the resistivity state of T is used for performing NOR/AND logic set; another interpretation will be discussed in Section 3.5. Prior to logic computation, both memristors S and T must be closed. To unconditionally close a memristor, it must be forward biased by VSET. Unlike the target memristor, the source memristor S acts as a diode. The 1×2 crosspoint array must satisfy (3). 
Each nanowire must be either driven by one of the voltages V , V , and 0V or terminated with high impedance HZ or grounded by load resistor RG as shown in Fig. 3 . All these connections are realized with CMOS switches shown symbolically in Fig. 3 . RG is defined as geometric mean of ROPEN and RCLOSED, √R OPEN • R CLOSED =15MΩ. The crosspoint array operates by the simultaneous application of V and V to S and T, respectively. Since V > V , Ohm's Law requires a flow of current through the array. However, given the structure of the array, the application of these voltages forward biases S and reverse biases T thus suppressing the flow of current. This means that VHL ≈ V where VHL is the voltage on HL. If (3) is satisfied, the voltage across T will toggle that memristor, i.e. the new state of target memristor becomes = 0.
The crosspoint arrays shown in Fig. 2 can be scaled to 1×n and n×1 arrays, allowing for multi-input multi-output volistor logic functions. The 1×n and n×1 crosspoint arrays must satisfy (3) and (4), respectively. In these arrays, logic computation is achieved by implementing the wired OR function, i.e. VHL or VVL denotes the logical OR of
where VVL is the voltage on vertical nanowire VL and 1 ≤ < .
Volistor NOT gate in a crosspoint array
An inverter is the simplest gate to realize in volistor logic; the symbolic diagram is shown in Fig. 4a . Take, for example, the case where ( , ) = (1, 1) i.e. =1 and =1. Both source and target memristors are initially closed.
Single-output volistor NOT can be realized in either a 1×2 or a 2×1 crosspoint array. When realized in a 1×2 array, V must be a negative voltage, V must be greater than or equal to 0V, per (3), and horizontal nanowire HL must Single-output volistor NOT can be extended to an arbitrary fan-out which corresponds to a multi-output gate realized in arrays of types 1×n or n×1. The multi-output NOT gate stores ̅̅̅̅̅ in up to n-1 target memristors in any arbitrary location in the array. The role of each memristor is determined by its driver, i.e. source memristors are driven by V and target memristors by V . Interestingly, this means that a memristor's function is independent of its position in the crosspoint array. Fig. 5a shows a four-output volistor NOT gate implemented in a 1×8 array. Source memristor S is driven by V and target memristors T 1 ⋯ T 4 are driven by V . Memristors X 1 , X 2 and X 3 are terminated to HZ and do not take part in the circuit's operation. The proper operation of a 63-output NOT gate with = 1 implemented in a 1×64 array and simulated in LTSpice is depicted in Fig. 5c . VHL is 528.881mV and all 63 target memristors are switched off successfully in 6.223ns. Fig. 5d shows the desired behavior of volistor NOT implemented in a 1×2 array when =0. VHL is -599.4 V and the target switch remains closed. Fig. 5e shows the behavior of a 63-output volistor NOT implemented in a 1×64 array where =0. This results in VHL= -35.559mV and all target switches remaining closed. Table 1 summarizes these configurations and their effects on VHL. A NOT with an arbitrary fan-out can be realized in one pulse. We discuss this gate for completeness; in practice, it is not required since the logical negation can be created by appropriately selecting the values. In this paper all volistor gates can appear only at the input layer.
Volistor NOR gate in a crosspoint array
The second basic gate in volistor logic is NOR. Fig. 4b shows the symbolic diagram of a two-input volistor NOR gate. Since 1×n arrays have been previously discussed, in this subsection n×1 arrays are considered. Take, for example, a two-input NOR gate where ( 1 , 2 , ) = (1, 0, 1). This requires the application of input data to S 1 and S 2 and V to T, as shown in Fig. 6 . Since the function is realized in a 3×1 crosspoint array, equation (4) requires V >0V
and V ≤0V. Based on Ohm's Law, since V − V > 0, a current should flow through the crosspoint array. more logic '1' inputs the value of V VL approaches V and the propagation delay t d gets shorter. Volistor logic allows a multi-input NOR gate to be realized in only one pulse.
Volistor AND gate in a crosspoint array
The third basic gate in volistor logic is AND. This gate is realized as NOR with negated literals of the desired product applied to the crosspoint array. For example, the desired product ̅ ̅ is realized by applying ( 1 , 2 , 3 )= (1, 0, 1) to the memristors. As a result, the voltage across T is sufficient to toggle to '0' where = + ̅ + ̅̅̅̅̅̅̅̅̅̅̅̅̅ and according to the De Morgan's Law + ̅ + ̅̅̅̅̅̅̅̅̅̅̅̅ = ̅ ̅ which is the desired result. The AND gate can be scaled to perform multi-input multi-output operations. The details are the same as described for volistor NOR. In this work, it is assumed that negated inputs are always available at the same cost as the non-negated inputs. Volistor logic allows a multi-input AND to be realized in only one pulse.
Volistor OR and NAND gates in a crosspoint array
In all volistor logic gates discussed above, the logical coding scheme of memristive switch T is defined as follows:
an open switch encodes logic '0' and a closed switch encodes logic '1'. This scheme allows direct implementation of volistor NOR/AND; however, it does not allow for direct implementation of volistor OR/NAND. Therefore, executing a circuit with a volistor OR/NAND gate would require two consecutive pulses.
However, if the logical coding scheme of the memristor switch T is reversed i.e. the open switch encodes logic '1' and the closed switch encodes logic '0', then the OR/NAND gate can be realized in one pulse. This scheme allows a direct realization of volistor OR in the same manner as volistor NOR described in Section 3.3. Likewise, volistor NAND is realized by applying negated input logic values to the crosspoint array in the same manner as the volistor AND described in Section 3.4. The designer could use one of the two encoding schemes for the entire system or use both encoding schemes in a partitioned system. In each separate partition, one encoding scheme is utilized and partitions with different schemes communicate through inverters.
Mixed-input logic gates in a crosspoint array
Inputs on standard volistor gates are voltages; however as shown in Fig. 4e , implementing gates with mixed-inputs is possible using a hybrid of stateful and volistor logic where some inputs are represented by resistances and some by voltages. Fig. 7 depicts a three-input NOR gate implemented in a 1×4 crosspoint array where ( , 1 , 2 , ) = (0, 0, 1, 1). In ( , 1 , 2 , ), and are resistive logic values of S 1 and T, and 1 and 2 are logic input voltages applied to S 2 and S 3 , see Fig. 7 . Specifically, is the resistive logic value stored in S 1 and it is to be interpreted as logic '0'. Assume s has been set in a previous operation and that all memristors with voltage inputs have already been set to RCLOSED. As in stateful logic, HL is grounded through RG and V + is applied to S 1 . As in volistor logic input data are applied to memristors S 2 and S 3 , and bias voltage V − is applied to memristor T. Equation (3), discussed in Section 3.1, requires V = V − and V ≥ 0V. With this configuration, the resistive value of logic s manifests as a voltage on HL and the circuit operates in the same manner as a volistor NOR. Translation between logical encoding schemes is accomplished in the same manner as described in Section 3.5. Mixed volistor AND gate is realized with one extra step; since all input resistances need to be negated, one additional pulse is required.
HYBRID APPROACH TO SYNTHESIZE BOOLEAN FUNCTIONS IN CROSSBAR NETWORKS
In theory [10] [11] every single-output Boolean function of n variables can be realized in a crosspoint array with n source memristors and two additional working memristors. These working memristors can act as both source and target memristors. However, this realization leads to long sequences of pulses. These long sequences can be avoided by the use of crossbar arrays to realize arbitrary multi-output Boolean functions. Crosspoint arrays are the building blocks of crossbar arrays.
Fig. 7
Mixed-input NOR. The implementation of three-input one-output NOR gate. The resistive input is stored in S 1 and the voltage inputs are applied to S 2 and S 3 . The output is stored in memristor T
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In this section, we first discuss hybrid computation in a crosspoint array and then we show how to implement arbitrary Boolean functions in a network of crossbar arrays. This network uses a combination of stateful, volistor and mixedinput gates. These generic network structures can be used to implement logic functions in several forms such as SOP (Sum of Product), POS (Product of Sum) and TANT (Tree level AND NOT Network) [12] . TANT architecture requires non-inverted inputs, but we consider a generalized TANT with no restriction on input polarity. In this paper, stateful operations are realized solely with NOR and NOT. Note that the NOT gate can be obtained from INH by setting the non-inverted input to constant 1. Also, the NOR gate can be created by cascading stateful INH gates and setting the non-inverted input of the first gate of the cascade to constant 1, e.g.
Hybrid computation in a crosspoint array
The simplest structure to perform memristive logic computation is a crosspoint array. In this structure, computations can be performed by two approaches: 1) solely stateful logic [1] , 2) a combination of mixed-input, stateful and volistor logic. We call the second approach the hybrid approach. The first approach is potentially slow since a long sequence of operations needs to be implemented. However, the second approach has the potential to reduce the number of required operations. We assume a SOP with M single literal degenerate products and N products with more than one literal, thus the SOP is the OR of M+N inputs. Realization of this SOP function requires a four-step process to be computed with the second approach:
(1) CLEAR: Set all memristors to the closed state. In a 1×n array, this requires driving all vertical nanowires to V + and the horizontal nanowire to V − ; for an n×1 array, the driving voltages should be swapped. This step is realized in one pulse.
(2) AND: Sequentially perform N volistor AND gates, each in one pulse. This step requires a total of N pulses. (a)
Operation
Step with many inputs is possible neglecting the resistance of the common nanowire. This allows implementing structures such as SOP with many products. However, in a crosspoint array, each nanowire is driven by an individual CMOS driver with control circuitry, as shown in Fig. 2 . This requirement imposes a large area penalty potentially restricting the number of inputs to the gates. Extending a crosspoint array to a crossbar array overcomes this potential limitation and increases the overall memristive density.
Hybrid computation in a crossbar array
The crosspoint array can be scaled into a two-dimensional crossbar array of size m×n. Each of the m rows in the crossbar array can be thought of as a 1×n crosspoint array and each of the n columns can be thought of as an m×1 crosspoint array. With this crossbar structure, in a single volistor operation a product of literals can be created and copied to an arbitrary column memristor or row memristor in the crossbar simultaneously. The multi-output capability of crosspoint arrays discussed earlier allows an arbitrary number of copy operations to be performed in any of the two dimensions of the crossbar array. Fig. 9a depicts target memristors as multi-input volistor gates whose outputs are the states of the corresponding memristors. Using the multi-output property, any combination of NOR/AND gates can be copied to any number of arbitrary locations in a single column. One operation is required for each gate type. In the worst case, the entire crossbar array can be populated with an arbitrary combination of gates in 2n operations.
Populating the crossbar array in this manner is the first step (after initialization) to map a Boolean function to a generic crossbar fabric. This fabric may, in general, combine the use of volistor logic, mixed input logic and stateful logic in the same crossbar array to produce logic computations. to move to the next matrix. Fig. 10a shows the crossbar after initialization; the voltages to achieve this state are not
shown. Fig. 10b shows the result of computing the first product with volistor AND. Fig. 10c shows the computation of the other product which is also realized with volistor AND. Fig. 10d shows stateful logic being used to compute ̅ = ̅ + ̅ ̅ ̅̅̅̅̅̅̅̅̅̅ . In this step, V + and V − are equal to VCOND and VSET , and RG is the load resistor in stateful INH [2] . Fig. 10e shows the implementation of a mixed NOR gate with resistance-based signal ̅ and voltage-based signal ̅ producing the desired function f.
With the hybrid approach, the use of stateful IMP can be avoided. This simplifies the driver circuitry, removes the need for a keeper circuit [13] , and simplifies crossbar initialization since all memristors are initialized as closed. The Fig. 9 The crossbar array. (a) A crossbar array divided into three blocks; the populated gates in the block labeled 1 are realized by volistors, but the blocks labeled 2 and 3 are realized with stateful NOR. (b) The symbolic two-level circuit is realized with the stateful approach. (c) The symbolic three-level circuit is realized with the hybrid approach. The first level of the circuit, L1 is realized with volistor logic, whereas the next levels L2 and L3 are realized with the stateful approach stateful approach also requires a step to store the inputs in the crossbar. However, since the hybrid approach uses voltages as inputs no storage step is required. The main advantage of the hybrid approach over the stateful approach is that, for the same number of operations and memristors, one additional logic level can be realized. The hybrid approach uses the efficiency of volistors to implement the first level of logic which is usually most complex. Fig. 9a depicts a crossbar array divided into three blocks. In stateful logic the memristors in block 1 store inputs; the memristors in block 2 store the first-level logic outputs, and the memristor in block 3 stores the output of the secondlevel logic. In the hybrid approach, since inputs are voltages, the memristors in block 1 store the outputs of the firstlevel logic; the memristors in block 2 store the outputs of the second-level logic, and the memristor in block 3 stores the output of the third-level logic. With the same number of operations and the same number of memristors the stateful approach produces only two-level logic (Fig. 9b) whereas the hybrid approach produces three-level logic as shown in Fig. 9c . However, since in volistor logic the inputs are voltages, there can be only one set of inputs applied to the crossbar at any given moment and therefore only one output can be computed at a time. In stateful logic, inputs are stored as resistances. Therefore each row or column can be thought of as a distinct set of inputs capable of simultaneously producing distinct outputs, with the restriction that all outputs implement the same type of stateful gate [2] , e.g. all the four NOR gates as shown in block 2 of Fig. 9a . In Section 4.3, we use the hybrid approach in a crossbar network to achieve different outputs in parallel. Additional logic levels can be achieved with stateful operations, mixed-input gates, or both. Table 3 shows different structures to realize Boolean functions that are well suited to this hybrid approach. Next, we present detailed examples for cases 2 and 5 from Table 3 . Fig. 12a. Fig. 12b shows the crossbar 19 column with closed vertical switches between all adjacent crossbars creating a 16×4 crossbar array. These switches are not further discussed in this work. Executing f is a three-step procedure.
(1) Initialize all crossbar arrays by driving all vertical nanowires with V + and all horizontal nanowires with V − .
(2) Simultaneously compute volistor NOR of each maxterm in a separate crossbar column as described in Section (3) Connect the vertical switches between adjacent crossbars to form a 16×4 crossbar array. Perform a stateful NOR on the logic values computed in step 2 as illustrated in Fig. 12b .
Executing f with a solely stateful approach would require two steps plus the overhead of setting up each input [2] .
This input overhead is directly proportional to the number of inputs in the largest sum. Volistor logic has no such input ̅̅̅̅̅̅̅̅̅̅ . Executing f is the six-step procedure depicted in Fig. 13 and described as follows. In each step, all outputs are computed simultaneously.
(1) Perform initialization as in Example 3.
(2) Compute the products x, y and z in parallel. Value y is computed twice to enable simultaneous computation in step 3 as in Fig. 13a . This realizes the four AND gates using volistors. (3) Using mixed-input gates, as described in Section 3.6, compute w1 and w2 where V ̅ and V̅ are input voltages and x, y, and z are input resistances, as in Fig. 13b . This realizes the NOR logic level.
(4) Produce 1 ̅̅̅̅ and 2 ̅̅̅̅ in parallel, as in Fig. 13c . This performs two stateful NOT operations in the third logic level.
(5) Produce o2 and o1 in the fourth logic level, NOR, using the outputs calculated in steps 3 and 4, as in Fig. 13d .
(6) Produce f from o2 and o1, as in Fig. 13e . This produces the fifth level of logic, NOR. Executing f with a solely stateful approach would require six steps plus the input setup overhead. Note that NAND-AND-EXOR circuits are a new concept in logic synthesis. These circuits are a generalization of the PSE circuits introduced in [14] in which only one argument of the AND layer is a NAND and others are literals.
COMPARISON OF POWER CONSUMPTION AND SPEED BETWEEN STATEFUL AND VOLISTOR CIRCUIT MODELS
In this work, power measurements are made using the same model mentioned in Section 2 in the LTSpice IV simulation environment. The average power P avg consumed in a crosspoint array is computed using the equation is computed over a 10ns interval beginning with the application of the driver voltages V + = 0.6V, V − = −0.6V and 0Vwhich are applied for 8ns. Let the power consumed in a source memristor set to logic '1' be denoted P S1 , the power consumed in a source memristor set to logic '0' be denoted P S0 , the power consumed in a target memristor be denoted P T and the power consumed in load resistor RG be denoted P RG . Let P S denote the total power consumption in all source memristors. The superscripts SL and VL are used to indicate power consumptions during stateful logic and volistor logic, respectively. For example, P S0 SL is the power consumed by a source memristor set to logic '0' when SL is performed and P S VL is the power consumed in all source memristors when volistor logic is performed. Table 4 describes the power consumption in each crosspoint element where V HL and V HL are the voltages on the horizontal nanowire during VL and SL operations, respectively. Table 4 is derived based on the average power equation an additional power consumption in memristors not taking part in the operations. This is true for stateful logic as well.
Since the power consumption in both cases is the same and we are only interested in comparing SL and VL, this additional power is not discussed. In this section, the power consumption in a crosspoint array for 1 > 0 and 1 = 0 is analyzed separately. For ease of reference, let 1 and 0 denote the numbers of source memristors set to = 1 and = 0, respectively; denotes the number of target memristors; P SL and P VL denote the total power consumption in memristors and in load resistor R G during SL and VL operations, respectively; and td denotes the switching delaythe time required to completely switch from the close state of a target memristor T to the open state. . From the simulation results shown in Table 5 , the following is observed. 1) In SL and VL, P T is approximately 2nW, i.e. the changes to the number and the high/low composition of input values slightly affect the power consumed by any individual target memristor T. This is expected given the characteristics of the rectifying memristors and considering that VHL≈ Vin.
Analysis of power consumption and propagation delays in a 1×8 crosspoint array for 1 >0
2) The major contributor to the power consumption in SL is RG-it consumes approximately 8 times more power than each target memristor. In VL power consumption, P RG = 0.
3) The minor contributors to the power consumption in SL is S 0 × P S0 SL .
4) The major contributors to the power consumption in VL are determined based on 0 and . obtained for the composition of ( 1 , 0 , )= (1, 0, 7) is 2.129. 6) For any combination of 1 , 0 , and , td is always lower for VL.
5) For any combination of
As a summary, we observed that in a 1×8 crosspoint array, VL circuit is faster than SL and consumes at most half the power of its SL technology equivalent.
In a 1×8 crosspoint array, for any composition of 1 , 0 , and , where 1 >0, the power ratio can be approximated based on the following power properties, Property 1-Property 4.
Property 1. When 1 >0, the power consumption in a target memristor during VL operation can be approximated as in (5) . VL ≤ 4.052. Therefore, for any combination of 1 , 0 , and where 1 > 0, we can assume P T VL ≈ 4 × P S0 VL .
Property 2. When 1 >0, the power consumption in the load resistor can be approximated as in (6) . are calculated for the compositions of ( 1 , 0 , )= (7, 0, 1) and ( 1 , 0 , )= (1, 0, 7), respectively. These compositions were simulated using LTSPICE obtaining 7.542 ≤ P RG P T SL ≤ 7.866. Therefore for any combination of 1 , 0 , and where 1 > 0, we can assume P RG ≈ 8 × P T SL .
Since P T VL and P T SL , for any combination of 1 , 0 , and where 1 > 0, are approximately 2nW, they can be replaced with P T in (5) and (6), i.e. P T ≈ P T VL ≈ P T SL .
Property 3. When 1 >0, the power consumption in source memristors during SL operation is considerably smaller than the overall power consumption in target memristors and load resistor RG as in (7) . =0.036 which is considerably smaller than 1 and thus proves (7) . The immediate consequence of (7) for any combination of 1 , 0 , and where 1 > 0 is P SL − P S SL ≈ P SL used in deriving (9) .
Property 4. The power consumption in source memristors driven by logic '1' during VL operation is considerably smaller than the overall power consumption in source memristors driven by logic '0' and target memristors as in (8) .
1 ×P S1 VL P VL − 1 ×P S1
Proof: The simulation results show that the power consumption in source memristors driven by logic '1' during VL operation is negligible when compared to the overall power consumption in memristors. This results can be proved as follows. . The lower bound of P T P S1
VL is required to verify S 1 ×P S1 VL P VL −S 1 ×P S1 VL ≪ 1, and is obtained for the composition of (S 1 , S 0 , T)= (1, 0, 7). Note that for the given combination is 70.929 and consequently P T P S1 VL =20.409. Therefore, S 1 ×P S1 VL P VL −S 1 ×P S1 VL ≈0.007 which is significantly smaller than 1 and thus proves (8) . The immediate consequence of (8) for any combination of S 1 , S 0 , and T where S 1 > 0 is P VL − S 1 × P S1 VL ≈ P VL used in deriving (9) .
According to (7) and (8) 
The lower bound of (9) is larger than 2. Simplifying the inequality In terms of propagation delay, volistor gates perform faster than stateful gates. The propagation delay in both SL and VL operations corresponds to the voltage drop across the target memristors or equivalently the voltage of the common nanowire during the operations. The lowest voltage drop across the target memristors is obtained for the composition of ( 1 , 0 , )= (1, 0, 7) for which td is 4.136ns and 4.477ns for VL and SL, respectively. The highest voltage drop across the target memristors is obtained for the composition of ( 1 , 0 , )= (7,0, 1) for which td is 4.030ns and 4.089ns for VL and SL, respectively. Note that the increase of 1 reduces the propagation delay in both SL and VL operations.
Analysis of power consumption in a 1×n crosspoint array for 1 =0
In a 1×8 crosspoint array, for 1 = 0 and any combination of 0 and , our simulation results show that P SL P VL > 1. Table 6 compares the power consumption in memristors and load resistor R G for 1 = 0 and various compositions of 0 and during VL and SL operations. In all compositions, is kept constant at 1 and 0 is varied between 1 and 7. Table 6 shows that the increase of 0 has almost no effect on , i.e. for all given compositions the power consumption in memristors during VL operation is almost equal to the power consumption in only target memristors.
Property 5. When 1 = 0, the power consumption in source memristors driven by logic '0' during VL operation is considerably smaller than the overall power consumption in target memristors as in (10) . is considerably smaller than 1 and proves (10) . Note that for a larger crosspoint array equation (10) is also valid, e.g. . Note that for 1 = 0, P T SL ≠ P T VL and the increase of 0 increases the P SL P VL ratio as shown in Table 6 . for various compositions of 0 and . In a 1 × crosspoint array, for 1 = 0, the power consumption in all memristors and load resistor R G during SL operation for ( 0 , ) = ( − , ) and ( 0 , ) =
28
( , − ) is the same, where 1 ≤ < . In other words, if the voltage on the common nanowire of the crosspoint array for ( 0 , ) = ( − , ) is V HL , this voltage for ( 0 , ) = ( , − ) becomes −V HL . For example, for ( 0 , ) = (2, 6), V HL = -51.096mV, but for ( 0 , ) = (6, 2), V HL = 51.096mV. For both compositions, P SL =4.246nW, as shown in Table 7 . This circuit characteristic causes to less than 1, as shown in Table 8 . 2) The propagation delay td in VL is shorter than in SL if P S1 SL P S1 VL > 1, and is equal or longer than in SL if P S1 SL P S1 VL ≤ 1.
In a 1×64 crosspoint array, for any composition of 1 , 0 , and , where 1 >0, equations (5), (7) and (8) can still be approximated as in (9) . All derivations are in the same manner as shown in Section 5.1. Table 9 shows that VL consumes more power than SL when 0 >33; in this case, an increase of brings the P SL P VL ratio close to 1 as predicted by (9). This prediction is confirmed in Table 10 . The converse is also true, when 0 <33, VL consumes less power than SL and the increase of brings the P SL P VL ratio close to 1, as shown in Table 11 . Note that the increase of 1 slightly affects the P SL P VL ratio as shown in Table 12 .
In terms of propagation delay, volistor gates perform faster than stateful gates when P S1 SL P S1 VL > 1. When P S1 SL P S1 VL ≈ 1, the propagation delay in both operations is almost the same; when P S1 SL P S1 VL < 1, stateful gates perform faster than volistors. In other words, the propagation delay changes with the voltage on the common nanowire of a crosspoint array or equivalently the voltage drop across the target memristors. A logic gate performs faster if the voltage drop across its target memristors is larger. The increase of S 0 versus the decrease of S 1 results in faster stateful gates and vice versa as shown in Table 9 . In addition, the increase of T versus the decrease of S 1 results in faster volistor gates. Table 11 shows the increase of td in SL versus VL for constant S 0 with T varied from 1 to 57. Table 9 shows P SL P VL <1 when 0 > 33, regardless of the 1 value. Table 12 reinforces our conclusion that 1 has almost no effect on the power ratio, P SL P VL
. The increase of 0 , and the decrease of 1 result in P S1 VL > P S1 SL and thus a longer switching delay td for VL. significantly as predicted by (9) . As a result, executing a multi-input multi-output gate in a small crosspoint array, e.g. 1×8, with VL is more power efficient than with SL. This conclusion is consistent with (9) and
with the simulation results shown in Table 5 . The increase of results in P S1 SL > P S1 VL and thus longer td for SL. when 0 >33 and are kept constant at 40 and 1, respectively.
The increase of 1 has almost no effect on P SL P VL , i.e. all compositions result in almost the same power ratio 0.856.
Although the increase of 1 has almost no effect on P SL P VL , it does decrease the propagation delay in both SL and VL operations.
As a summary, in a 1×8 crosspoint array, the power consumption in SL is higher than in VL and volistors operate faster than stateful gates. In a 1×64 crosspoint array, when 1 > 0, the majority of the power consumption in VL is 0 × P S0 VL + × P T , and in SL is P RG + × P T as described in (5)- (8) . In this case, power ratio P SL P VL can be approximated with (9) . In a 1×64 crosspoint array, a multi-input volistor gate consumes less power than a multi-input stateful gate, unless the majority of inputs are logic '0'. When 1 = 0, a multi-input volistor gate consumes less power than a multi-input stateful gate. In a 1×64 crosspoint array, for 1 > 0, a logic gate with high fan-out consumes the same power, regardless of the implementation, SL or VL. When 1 = 0, the majority of the power consumption in VL is × P T VL as shown in (10) . However, in SL operation, the power consumption in each circuit element depends on the combination of 0 and .
MEMORY APPLICATION
Memristors are nanoscale nonvolatile devices used primarily as resistive memory, e.g. resistance RAM. The generic structure for memristive memory is a crossbar array. The crossbar arrays can be vertically stacked creating a 3D crossbar memory [16] . The potential problem of the crossbar structure is the leakage pathways from surrounding memory cells. In a recent work [17] , Vourkas et al proposed memories comprised of parallel/serial complementary memristive switches. In order to have states that are distinguishable, they introduced insulating junctions within a crossbar array to restrain leakage pathways [18] .
In another approach, Kim et al fabricated a crossbar array utilizing rectifying memristors rather than standard memristors [4] . The use of rectifying memristors eliminates the leakage pathways due to the diode like behavior of memristors, i.e. the small − + ratio, see Section 2. Furthermore, the large ratio of the rectifying memristors allows for multilevel memory as demonstrated in [4] . This memory array can be programmed exploiting volistor gates.
As demonstrated in Section 5, volistor gates are more efficient than stateful gates in terms of power consumption. In the process of programming the memory array, first, all memristors are initialized to low resistance state. This initialization step can be implemented in one clock cycle. Second, every row or column of memristors from the memory array can be programmed within one clock cycle. This step requires m or n clock cycles to program all memory cells of an × memory array. The latter approach for realization of memory is more efficient than the former approach in terms of simplicity, power consumption, reliability, and robustness e.g. the second approach allows for realization of multilevel memory. Furthermore, realization of memory array with rectifying memristors allows for programming the memory cells exploiting volistors, which is a more power-efficient approach than the conventional stateful approach. This distinction between memories is originated from the property of rectifying memristors over standard memristors.
Volistors can be used to create memory-like digital sensor integrating devices that read voltages from many sensors in parallel/serial mode and convert them to words of a stored resistive information that can be next processed by combinational stateful memristive circuits.
CONCLUSION
Volistors capitalize on the characteristics of rectifying memristors to allow voltages to be used directly as inputs.
There is no need to store inputs as resistances in memristors before logic can be performed. This eliminates the use of RG to read out the inputs in the first logic level and thus eliminates the most power-hungry circuit element in stateful logic. There is no static power in our circuits. The switching power consumed by volistor logic in a crosspoint array is entirely due to the leakage through the reverse biased rectifying memristor as there is no direct path to the ground.
Using volistors at the first level provides NOR and AND directly which provides a flexibility sufficient to remove the need for IMP gates in stateful logic and to realize all subsequent levels with only NOR/NOT. Realizing all stateful logic levels with NOR/NOT simplifies the driver circuitry and removes the need for keeper circuits. An additional advantage is that the first-level volistor logic can have as many inputs as the number of available memristors in the crosspoint array within a single operation. However, inputs set to 0V incur a higher power penalty than the inputs set to V + or V − . The two-dimensional, multi-output property of volistors provides for both a large fan-out (at the cost of increased power consumption) and for a great flexibility in the placement of calculation results. Using multiple crossbars in a network provides parallelization leading to pipelined and SIMD architectures in the data path. Several different first-level volistor operations can be computed in separate crossbars at the same time, greatly speeding up what is typically the most complex level of implementing Boolean functions. Subsequent logic levels can be accomplished in connected crossbars in an approach that uses mixed-input gates and stateful NOR. This hybrid approach with volistors and stateful NOR can be used to compute logic faster, with less power and with simpler external control circuitry than a solely stateful approach.
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